New resonance type fault current limiter by Tarafdar Hagh, Mehrdad et al.
New Resonance Type Fault Current Limiter 
Mehrdad Tarafdar Hagh1, Member, IEEE, Seyed Behzad Naderi2 and Mehdi Jafari2, Student Member, IEEE 
1Mechatronic Center of Excellence, University of Tabriz, Tabriz, IRAN 
2Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, IRAN 
Emails: tarafdar@tabrizu.ac.ir, s.b.naderi87@ms.tabrizu.ac.ir, m.jafari87@ms.tabrizu.ac.ir 
 
Abstract—This paper proposes a new parallel LC resonance type 
Fault Current Limiter (FCL). This structure has low cast because 
of using dry capacitor and non-superconducting inductor and 
fast operation. The proposed FCL is able to limit fault current in 
constant value near to pre-fault condition value against series 
resonance type FCL. In this way, the voltage of point of common 
coupling (PCC) will not change during fault. Analytical analysis 
is presented in detail and simulation results are involved to 
validate the effectiveness of this structure. 
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I.  INTRODUCTION 
Growth of power transmission and distribution systems has 
resulted in a continuous increase in short circuit currents level 
[1]. The most common ways to limit high-level fault currents 
are: upgrading of switchgear and other equipments, splitting 
the power grid, introducing higher voltage connections (ac or 
dc), using high-impedance transformers and etc. These 
alternatives may create other problems such as loss of power 
system safety, reliability, high cost and more power losses. In 
such condition, the realization of a FCL is going to be 
expected, strongly. The SFCL structures offer a good way to 
limit the fault currents level in distribution networks due to 
natural low- losses in superconductors during the normal 
operation [2]. 
The implementation of FCLs in electric power systems is 
not restricted to suppress the amplitudes of the short circuits; 
they are also utilized to variety of performances such as the 
power system transient stability enhancement, power quality 
improvement, reliability improvement, increasing transfer 
capacity of system equipment and inrush current limitation in 
transformers [3]–[6]. An ideal FCL should have the following 
characteristics [2]: 
1) Zero impedance at normal operation; 
2) No power loss in normal operation; 
3) Large impedance in fault conditions; 
4) Quick appearance of impedance when fault occurs; 
5) Fast recovery after fault removal; 
Resonance type superconducting FCLs have been proposed 
in literatures [7], [8]. These types of FCLs limit fault current by 
using various topologies of series LC resonant circuits. 
In this paper new structure of parallel LC resonance type 
FCL is proposed. Series resonance type FCL limits fault 
current and does not allow the short circuit current to increase 
instantaneously. It is important to note that, if fault continues, 
series resonance type FCL will not be able to limit level of 
fault current, so we propose parallel LC resonance type FCL. 
Parallel LC circuit offers high impedance at resonant condition. 
It can limit fault currents by selecting various values for L and 
C. This type of FCL has high flexibility for fault current 
limiting purposes. Indeed, by using the proposed FCL, fault 
current will always have constant value against series 
resonance type of FCL. Analytical analysis and design 
considerations are presented and their solution is done by 
MATLAB software. The circuit operation in normal and fault 
conditions are simulated by using EMTDC/PSCAD. 
II. POWER CIRCUIT TOPOLOGY AND OPERATION 
PRINCIPLES 
Fig. 1 shows single phase power circuit topology of 
proposed FCL. 
This structure is composed of two main parts which are 
described as follows: 
1) Bridge part: This part consists of a Semi-Conductor 
Rectifier (SCR) bridge containing 1D to 4D diodes, a 
superconducting dc limiting reactor ( dcL ), an IGBT switch, a 
dc voltage source and a freewheeling diode ( fD ). 
2) Resonance part: This part consists of a parallel LC 
resonant circuit that is tuned on 50 Hz network frequency and a 
resistor in series with the capacitor. 
Bridge part of FCL operates as a high speed switch that 
changes fault current path to resonant part, when fault occurs. 
Obviously, as a conventional method, it is possible to substitute 
this part with an anti parallel connection of two semiconductor 
switches. In this case, it is necessary to use a series inductor 
with each switch for limiting severe di dt . 
 
Figure 1.  Power circuit topology of new proposed resonance type FCL 
These inductors make a voltage drop on FCL and affect 
FCL’s operation in normal state. But, using diode rectifier 
bridge and placing IGBT in this bridge has two advantages as 
follows: 
1) This structure uses only one controllable semiconductor 
device which operates at dc side, instead of two switches that 
operate at ac current. So, control circuit is simpler because of 
no need to switching ON/OFF at normal operation case. In 
addition, there is not switching losses. 
2) It is possible to placing a small reactor in series with 
IGBT at dc side. This reactor plays two roles; Snubber for 
IGBT to protect it and current limiter at first moments of fault 
that will be discussed in detail. 
In this structure, by IGBT as a self turn-off device, 
operation delay problem of FCL is mitigated. 
The dc voltage source is used to compensate the voltage 
drop on diodes and IGBT. So its value is defined as follow: 
 2dc DF SWV V V= +  (1) 
Where SWV  stands for the voltage drop across IGBT and 
the forward voltage drop across rectifier diodes is defined as 
DFV . 
Fig. 2 shows that by placing dc voltage source in proposed 
FCL topology, THD and distortion of load voltage is reduced 
[2]. 
This is important to note that dc voltage source can be 
provided by diode rectifiers [3]. 
In normal operation of power system, small dc reactor 
charges to the peak of line current and behaves as short circuit. 
On the other hand, the dc voltage source compensates the 
voltage drop on diodes and IGBT switch. So, voltage drop on 
the bridge becomes almost zero. Consequently FCL does not 
affect normal operation of system. 
As fault occurs, dc reactor limits short circuit current and 
starts to charge. When the line current rises to the pre-defined 
value that can be set by system operator, control system turns 
off the IGBT switch. So, the bridge retreats from the utility. At 
this moment, freewheeling diode turns on and provides free 
path for discharging dc reactor. 
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Figure 2.  Load voltage with (▬▬) and without (──) dc voltage source 
When the bridge turns off, fault current go through the 
parallel resonant part of FCL. Consequently, large impedance 
enters to the circuit and prevents rising the fault current. 
It is obvious that, in fault condition, parallel LC circuit 
starts to resonance. In this case, because of resonance, line 
current oscillates with large amplitude that passes from power 
system equipments. This may lead to harm them or put them in 
stress. But, by placing a resistor (
shR ) in series with the 
capacitor, transient swings of current damp quickly. 
Some previous structures have ac power losses at resonant 
circuit in no-fault condition, because of placing large inductor 
in line current path [9], [10]. But, this structure has very lower 
losses in normal condition. Also, during fault, proposed FCL 
behaves in a way that power system is not affected by fault 
current. So, there will not be any voltage sag on PCC voltage. 
In addition, at pervious structures, capacitor is in power 
system, always. So, oil capacitor must be used. But capacitor of 
this structure is bypassed at normal operation of power system 
and dry capacitor with low cost can be used. 
III. ANALYTICAL ANALYSIS 
Fig. 3 shows the single phase power system model of 
proposed FCL. The utility voltage is a three-phase sinusoidal 
waveform where ω  and sV  stand for its angular frequency and 
effective voltage value in each phase, respectively. The utility 
impedance is modeled by series connection of a resistor sR  
and an inductor sL . 
Analytical analysis is discussed in three modes as follows: 
Mode 1: Pre-fault steady state operation. 
Mode 2: Just after fault occurrence until IGBT turning off. 
Mode 3: Between IGBT turning off and fault removal. 
A. Mode 1 
In normal operation of power system, as discussed, SCR 
bridge bypasses resonant circuit. In this condition, line current 
( Li ) can be expressed by differential equation (2): 
 ( )sin( )s L LV t Ri L di d tω ω ω= +  (2) 
where: 
 
Figure 3.  Single phase power system model 
s LR R R= +  (Resistance of source and load, respectively) 
s LL L L= +  (Inductance of source and load, respectively) 
:sV  RMS of utility voltage 
So the line current equation can be derived as: 
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(3) 
where: 
 arctan( )L Rϕ ω=  (4) 
B. Mode 2 
When a short circuit occurs, the dc limiting reactor can 
limit the increasing rate of fault current. The IGBT switch 
doesn’t operate until line current reach to per-defined value. 
Since time interval of fault occurrence instant to IGBT 
operation is very small, its analysis is not presented in detail in 
this paper. 
C. Mode 3 
After IGBT operation, the bridge is switched off and the dc 
limiting reactor retreats from the utility; then, the fault current 
is limited by the resonant circuit. So, differential equation of 
fault current can be expressed as follow: 
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Where: 
0I : Pre-defined line current; 
swt : IGBT switch turn off instant. 
Equation (5) is solved by MATLAB software and its results 
are presented in simulations section. In addition, the calculation 
results of MATLAB and simulations of PSCAD are compared 
together to prove accuracy of analytical analysis. As mentioned 
before, using resistor in proposed resonant structure, can damps 
transient swings in primal cycle of fault. After removal of this 
transient state, the equation of fault current can be expressed 
by: 
 cos( ) sin( )Li A t B tω ω= +  (7) 
where: 
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s sh sha L L C′ = , (8) 
s sh sh s sh sh sh sh shb R L C L R C R L C′ = + + , 
s sh sh s shc L R C R L′ = + + , 
sd R′ =  
Considering (7) and choosing proper values for shL  and 
shC , it is possible to limit the line current in fault condition in a 
way that its value be near to the pre-fault line current. In this 
state, if fault occurs, PCC voltage will not sense the fault. 
IV. SIMULATION RESULTS AND DESIGN CONSIDERATIONS 
The power circuit topology of Fig. 3 is used for simulation 
in fault condition. The simulation parameters are as follows: 
System parameters: 
 
)(6.6 rmskVVs = , Ω+= 003.057.0 ωjZ source  
Ω+= 1.015 ωjZload  
Ω+= 001.001.0 ωjZFault  
Ω= 5.0lineZ  
 
FCL parameters: 
 
16
shR = Ω , FCsh µ150= , mHLsh 68=  
mHLdc 10=  
3DF SWV V V= =  
0 =500AI  
Fault occurs at 1.005s and lasts 0.12s (6 cycles of power 
frequency). 
As fault occurs, without using FCL, fault current increases 
extremely (Fig. 4a). Also, without using shR  in resonance 
circuit, transient oscillations appear on the line current caused 
by LC resonance as shown in Fig. 4b. After damping of these 
transients, line current becomes a small value. 
Fig. 4c shows the line current in fault condition with using 
proposed resonant type FCL. As shown in Fig. 4c, when fault 
current reaches to 0I  that is the pre-defined fault level, IGBT 
turns off ( at 1.0052swt s= ) and line current is mitigated in 
fault condition. After fault removal, IGBT turns on again and 
line current returns to the normal state, after negligible 
distortion. 
Fig. 5 shows dc reactor current. As fault occurs, it starts to 
charge until IGBT turning off. Then freewheeling diode turns 
on and discharges dc reactor. After fault removal, dc reactor 
recharges because of resonant circuit voltage. With discharging 
resonant circuit, dc reactor current discharges and returns to 
normal state. Fig. 6 shows PCC voltage with and without 
proposed structure. As shown in this figure, proposed FCL can 
prevent voltage sag on PCC, properly. 
To demonstrate the accuracy of calculations, differential 
equation (5) that shows the line current in fault condition, is 
solved by MATLAB software and result is displayed in Fig. 7. 
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Figure 4.  Fault current (a) without FCL (b) without 
shR  in resonant type 
FCL (c) with proposed FCL 
This figure is in accordance with Fig. 4c. Values and 
variation of curve shows that result of calculations are adapted 
by simulation result of PSCAD. 
Fig. 8 used to choose proper values for shC , shL  and shR . 
Curves are plotted for shR  from 10 to 100 ohms. Lower limit 
of shR  is selected to ensure proper transient response of 
resonant circuit. Standard values for shC  is obtained from [11]. 
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Figure 5.  Dc reactor current 
 
Figure 6.  PCC voltage without (▬▬) and with (──) proposed topology 
 
Figure 7.  Fault current calculated by MATLAB 
 
Figure 8.  Variation of fault current respect to 
shR  
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It is considered that feeder’s average current is 256A at test 
system. In this condition, pre-desired value of fault current 
(256A) can be achieved by two values for resonant circuit 
parameters as follows: 
Case 1: 150shC Fµ= , 68shL mH= , 16shR = Ω  
Case 2: 107shC Fµ= , 95shL mH= , 49shR = Ω  
In case (1), shR  is smaller than its value in case (2). So, 
generated heat in shR  is reduced in fault condition. As a result, 
design of shR  becomes simpler.  
However, we can choose another values for shR , for 
example lower than 16Ω , in this case (As shown in Fig. (8)), 
line current in fault condition will be lower than pre-fault 
condition value. In addition, transient swings of fault current 
will be increase. 
V. HARMONIC STUDY 
As explained previously, using the dc voltage source in 
proposed structure and compensation of voltage drop on 
semiconductor devices reduces THD of voltage waveform. 
Magnitude of dc voltage source obtains from (1). 
Fig. 9 shows the frequency spectrum of load voltage in 
normal operation of power system with and without dc voltage 
source. As shown in Fig. 2 and Fig. 9, by using dc voltage 
source in proposed topology, the distortions of voltage 
waveform in normal operation are decreased to lower values. 
Simulation results prove this statement as follows: 
Load voltage THD, without dc voltage source: 1.98% 
Load voltage THD, with dc voltage source: 0.061% 
It is important to note that the THD of load voltage is near 
to zero for proposed structure. 
 
 
Figure 9.  Frequency spectrum of load voltage (kV) 
VI. CONCLUSIONS 
In this paper, a new topology of parallel LC resonant type 
fault current limiter that includes a series resistor with the 
capacitor of LC circuit is introduced. The analytical analysis 
and design considerations for this structure of FCL are 
presented. The overall operation of mentioned FCL in normal 
and fault cases are studied in detail. Proposed resonant type 
FCL can limit fault current in a way that PCC voltage doesn't 
change during fault. This means that, in case of transient faults, 
it is not necessary to open the line. By using shR  in proposed 
topology, transient swings of current caused by resonance just 
after fault damps quickly. In addition, this structure has low 
losses, low harmonic distortion, low cost because of using dry 
capacitor and non-superconducting inductor, fast operation 
because of using IGBT switch and capable of controlling fault 
current at constant value against series resonant type FCLs. In 
general, proposed resonant type FCL has high flexibility for 
fault current limiting aims. 
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